

This is the peer reviewed version of the following article:

Impact of Process Variations on Back-Bias Effect in 100V p-GaN Gate AlGaIn/GaN HEMTs / Cioni, M.; Giorgino, G.; Chini, A.; Marletta, G.; Miccoli, C.; Castagna, M. E.; Luongo, G.; Moschetti, M.; Tringali, C.; Iucolano, F.. - (2023), pp. 1-5. (10th IEEE Workshop on Wide Bandgap Power Devices and Applications, WIPDA 2023 usa 2023) [10.1109/WIPDA58524.2023.10382224].

Institute of Electrical and Electronics Engineers Inc.

Terms of use:

The terms and conditions for the reuse of this version of the manuscript are specified in the publishing policy. For all terms of use and more information see the publisher's website.

25/04/2026 07:45

(Article begins on next page)

Impact of Process Variations on Back-Bias Effect in 100V p-GaN Gate AlGaIn/GaN HEMTs

M. Cioni¹, G. Giorgino^{1,2}, A. Chini², G. Marletta¹, C. Miccoli¹,
M. E. Castagna¹, G. Luongo¹, M. Moschetti¹, C. Tringali¹ and F. Iucolano¹

1. STMicroelectronics, Stradale Primosole n. 50, 95121 Catania, Italy,
2. Dipartimento di Ingegneria "Enzo Ferrari", University of Modena and Reggio Emilia,
Via P. Vivarelli 10, 41125 Modena, Italy
e-mail: marcello.cioni@st.com

Abstract—In this paper, we investigate the impact of Buffer resistivity and AlGaIn barrier design on back-bias stress performed on 100 V p-GaN gate AlGaIn/GaN HEMTs. To this end, we compare the results obtained in terms of (i) vertical leakage, (ii) back-bias stress on Transmission Line Measurements (TLM) structures and (iii) back-gating on real transistors. Concerning the latter, a novel test sequence is implemented to monitor the drain current evolution during the stress and evaluate the impact on V_{TH} and R_{ON} parameters after 1000 s stress with $V_{SUB}=-50$ V. Results indicate that high resistive buffer can significantly reduce the back-bias effect, but also the AlGaIn barrier design can affect the parameters drift due to a different two-dimensional electron gas (2DEG) density.

Index Terms - GaN HEMTs, Back-Effect, Vertical Leakage, 2-DEG density, R_{ON} -degradation, V_{TH} drift.

I. INTRODUCTION

100V p-GaN gate AlGaIn/GaN HEMTs are particularly important in power applications to realize both discrete and monolithic solutions. Concerning the latter, the monolithic integration of high-side and low-side transistor in a typical half-bridge configuration yields an important issue from the technological point of view [1]. Given the common substrate potential shared by high and low-side device (see Fig. 1), the high-side transistor experiences a voltage difference between its source and substrate terminal during on-state.

This so-called back-gating effect can be responsible for R_{ON} -degradation and V_{TH} drift, making it extremely important to evaluate this type of stress to understand the impact on performances in real applications.

Different approaches can be considered for this scope. In [2, 3], substrate ramping was used to investigate back bias effect, while in [4, 5] current transients on Transmission Line Measurement (TLM) structures were adopted. Even if both techniques are valid, they are commonly applied to TLM structures and not on the ultimate transistor. Goal of this work is to develop a simple technique able to capture the back-gating effect on the real transistor. Moreover, we aim to correlate the results obtained with measurements on simplified

structures to process variations in order to understand the cause for the parameters degradation induced by this kind of stress. This is of paramount importance to provide useful feedback for improving device manufacturing.




Figure 1. Schematic of a typical Half-Bridge configuration used in a Buck converter topology. In the monolithic integration of high-side and low-side transistors, both devices share the same substrate potential, yielding a voltage difference between source and substrate of the high-side transistor when it is turned on.

The paper is organized as follows: in Section II, we briefly describe the devices tested in this work, providing a first indication on the main differences shown by the samples considered. In Section III we report the preliminary characterization performed on simplified test structures, while in Section IV, back-bias stress/measurement is applied on real transistors to evaluate the different behavior shown by the samples. The correlations with the process variations and related discussion are reported in Section V, leading to the conclusion drawn in Section VI.

II. DEVICES DESCRIPTION

Devices tested in this work were AlGaIn/GaN single heterojunction HEMTs grown on Silicon substrate. Four

different AlGaN barrier layer designs have been considered, namely #1, #2, #3 and #4. On the other hand, GaN buffer was Carbon (C) to obtain a semi-insulating layer [6]. Particularly, three different GaN Buffer designs have been tested, hereby called Sample A, Sample B and Sample C. Devices gate length was $< 1 \mu\text{m}$ while gate-source and gate-drain spacings were $< 1 \mu\text{m}$ and $< 2 \mu\text{m}$, respectively. This geometry allows operation in the 0 V to 100 V voltage range. In Fig. 2 we reported the typical cross section of the devices under tests.




Figure 2. Schematic cross-section of the Device Under Test (DUT). DUTs presented a C-doped buffer layer grown on top of a Silicon (Si) substrate and Aluminum Nitride (AlN) nucleation layer. P-GaN gate is used to achieve normally-off operations, depleting the 2-Dimensional Electron Gas (2DEG) at the AlGaN/GaN heterojunction under the gate terminal even for $V_{GS} = 0 \text{ V}$. Four different AlGaN barrier layer designs have been considered, namely #1, #2, #3 and #4. On the other hand, three different GaN Buffer designs have been tested, hereby called Sample A, Sample B and Sample C.

The different AlGaN barrier layer designs could significantly impact the I_D - V_{GS} curves of the samples, yielding the differences in terms of triode current (i.e., R_{ON}) and pinch-off voltage shown in Fig. 3. Conversely, no significant differences were shown by samples A, B and C in terms of I_D - V_{GS} characteristics, since all the three samples showed the same AlGaN barrier as #3.




Figure 3. I_D - V_{GS} characteristics acquired on samples #1, #2, #3 and #4: (a) in linear scale, we can appreciate a significant difference in terms of triode current, while in (b) logarithmic scale, we can see a reduced pinch-off voltage for the devices presenting a higher conductivity. For a given AlGaN barrier design, no significant differences are observed by changing the buffer between A, B and C design.

In the following section, we introduce the structures and test conditions employed, along with the preliminary characterization performed.

III. TEST STRUCTURES AND PRELIMINARY CHARACTERIZATION

The test structures used in this work are sketched in Fig. 4.

(i) We first analyze TLM structures (Fig. 4(a)) under Back-bias stress to see the impact of the stress on the 2DEG conductivity.

(ii) Then, to highlight the different resistivity of the three samples considered, vertical leakage measurements (I-V) were performed on the structure reported in Fig. 4(b).

(iii) Finally, tests were performed on real transistors (see Fig. 4(c)), presenting the features described in Section II.




Figure 4. Tested Structures: (a) TLM structure used for back-bias stress; (b) vertical structure used for I-V vertical isolation measurement and (c) actual transistor used for back-bias stress in on-state to emulate high-side configuration in which the Source terminal faces a positive potential difference w.r.t. the substrate.

Concerning the tests performed on TLMs, we firstly measured the current between $5 \mu\text{m}$ separated pads, with a 100 mV potential applied between pads and $V_{SUB}=0 \text{ V}$. This measurement allows to fix a reference fresh value (I_0) for evaluating the Back-Effect degradation. Afterward, the same potential is still applied between pads and the current is monitored for a stress time of 1000 s $V_{SUB}=-50 \text{ V}$. The evolution of the current degradation over time ($\Delta I_{TLM}=I-I_0$) is reported in Fig. 5(a) for the samples A, B and C.

On the same samples, vertical leakage measurements have been carried out on the test structure reported in Fig. 4(b). Particularly, four different voltages have been applied to the structure between the top pad and substrate (50 V, 100 V, 150 V and 200 V) yielding the results reported in Fig. 5(b).

As we can see, the Back-Effect degradation is reduced for samples showing a lower vertical leakage, suggesting that a higher vertical resistivity could help in reducing this issue.




Figure 5. (a) ΔI_{TLM} (I-I₀) transients acquired on TLM structure with $V_{SUB}=-50V$ and (b) vertical leakage measurements performed on samples A, B and C. Samples with higher buffer resistivity (lower vertical leakage) are less sensitive to back-bias stress.

Even if this preliminary characterization performed on simplified structures already provides interesting results, it is important to investigate the impact of back-bias stress on the ultimate transistor to see if the trends observed are representative of the final device behavior.

IV. EXPERIMENTAL RESULTS ON REAL TRANSISTORS

The tests on real transistors were carried out by applying the stress/measurement sequence depicted in Fig. 6.




Figure 6. Waveforms employed for the stress/measurement sequence during back-bias stress in on-state. (I) Fresh I_D-V_{GS} is acquired; (II) Negative V_{SUB} (-50 V) is applied in on state ($V_{GS}=6$ V; $V_{DS}=0.5$ V) for 1000s; (III) post-stress I_D-V_{GS} is acquired with $V_{SUB}=-50$ V to reduce current recovery.

The test sequence proposed consists of three main steps.

(I) First, the Fresh I_D-V_{GS} is acquired to set a reference fresh point for the device's parameters.

(II) Then, a negative V_{SUB} (-50 V) is applied in on state ($V_{GS}=6$ V, $V_{DS}=0.5$ V) for 1000 s allowing the monitoring of the triode current over several time decades. Particularly, the stress time was set to observe the complete ionization of Buffer traps that have been reported to show time constants of several tens of seconds at room temperature [7].

(III) After the stress, the post-stress I_D-V_{GS} is acquired by still applying $V_{SUB}=-50$ V to reduce current recovery. The test

is performed on devices presenting different buffer resistivity (samples A, B and C).

The results obtained on these three samples are reported in Fig. 7, Fig. 8 and Fig. 9 respectively.




Figure 7. (a) I_D-V_{GS} acquired with the proposed method for Back-bias stress on DUT: Fresh curve (I) and post-stress curves (III) acquired on sample A after a 1000 s stress at $V_{SUB}=-50V$ (II) during which the on-state current transient is monitored (b).

For sample A, we observed a large V_{TH} drift and R_{ON} degradation after the stress phase which is accompanied by a strong dynamic reduction of the triode current during the stress (Step II).




Figure 8. (a) I_D-V_{GS} acquired with the proposed method for Back-bias stress on DUT: Fresh curve (I) and post-stress curves (III) acquired on sample B after a 1000 s stress at $V_{SUB}=-50V$ (II) during which the on-state current transient is monitored (b).




Figure 9. (a) I_D-V_{GS} acquired with the proposed method for Back-bias stress on DUT: Fresh curve (I) and post-stress curves (III) acquired on sample C after a 1000 s stress at $V_{SUB}=-50V$ (II) during which the on-state current transient is monitored (b).

On sample B and Sample C, we observed a reduced degradation on both V_{TH} and R_{ON} parameters, as well as a reduced transient amplitude during the stress at $V_{SUB}=-50$ V. These results are totally aligned with those observed on TLM

for the corresponding samples. The fact that similar results were obtained on both TLM and real transistors (compare Fig. 5(a) and Fig. 7(b), 8(b) and 9(b)) is coherent with previous literature [8] and suggests that the p-GaN gate was not affecting the experiment. In fact, according to the applied stress, the dynamic reduction of the current over time could be associated to the 2DEG charge variation induced by Buffer traps [7, 9] and not associated to gate instabilities.

The same stress/measurement sequence was then applied on devices showing the same buffer design, but different AlGaIn barrier. This yielded devices (#1, #2, #3 and #4) with different 2DEG density. The results are reported in Fig. 10 for which we compared the pre- and post-stress I_D - V_{GS} .




Figure 10. (a) Fresh I_D - V_{GS} curves measured on samples showing different AlGaIn barrier (#1, #2, #3, #4) and (b) post-stress I_D - V_{GS} curves acquired after 1000 s back-bias stress in on-state with $V_{SUB}=-50$ V. Samples presenting a higher fresh current level at $V_{GS}=6$ V present a reduced current degradation after 1000 s stress time, stemming for a higher carrier density in the 2DEG after the back-bias stress.

In general, a higher fresh current yielded a lower degradation after stress that is totally coherent with a higher carrier density that is less prone to be depleted. To assess the validity of this statement, we report in the following section the correlation observed between 2DEG density and R_{ON} -degradation.

V. CORRELATIONS AND DISCUSSION

In Fig. 11, we reported the correlation found between R_{ON} -degradation and 2DEG density.




Figure 11. Correlation between 2DEG density (extracted from C-V measurements) and R_{ON} degradation after back-bias stress: samples with more populated 2DEG show a reduced degradation thanks to a higher carrier density that is difficultly depleted.

Essentially, the R_{ON} degradation decreases while increasing the 2DEG density. This is coherent with the fact that a larger carrier availability in the channel is less prone to be depleted, yielding a more conductive channel after the stress and thus a lower R_{ON} degradation.

However, this is just a part of the story. In fact, we have previously observed a strong impact of the Buffer resistivity on the back-bias effect. This is better highlighted in Fig. 12, in which we correlated the R_{ON} degradation with the vertical leakage current.




Figure 12. Correlation between vertical leakage and R_{ON} degradation (%) after back-bias stress: samples with more insulating Buffer show a reduced degradation.

As we can see, the degradation increases significantly while increasing the vertical leakage current, suggesting that a poor vertical isolation (i.e., less resistive Buffer) is more likely to cause a strong back-bias effect on the ultimate transistor. Conversely, a higher Buffer resistivity can reduce the degradation and, in principle, prevent the back-bias issue.

VI. CONCLUSIONS

In this work we proposed a novel technique to evaluate the back-bias effect on 100V p-GaN gate AlGaIn/GaN HEMTs. Thanks to the method proposed, we evaluated the impact of Buffer resistivity and 2DEG density on the R_{ON} -degradation induced by means of back-bias stress. Essentially, an increase in the 2DEG density or in the buffer resistivity can contribute to prevent back-gating effect, thus allowing the realization of half-bridge topology by through monolithic GaN integration.

ACKNOWLEDGMENT

This work has been carried out in the framework of the European Project GaN4AP. The project has received funding from the ECSEL JU under Grant Agreement No. 101007310. The authors would like to acknowledge Antonino Parisi, Santo Reina and Santo Principato for the technical support.

REFERENCES

- [1] J. Wei, M. Zhang, G. Lyu and K. J. Chen, "GaN Integrated Bridge Circuits on Bulk Silicon Substrate: Issues and Proposed Solution," in *IEEE Journal of the Electron Devices Society*, vol. 9, pp. 545-551, 2021, doi: 10.1109/JEDS.2021.3077273.
- [2] M. J. Uren et al., "'Leaky Dielectric' Model for the Suppression of Dynamic RON in Carbon-Doped AlGaIn/GaN HEMTs," in *IEEE Transactions on Electron Devices*, vol. 64, no. 7, pp. 2826-2834, July 2017, doi: 10.1109/TED.2017.2706090.
- [3] H. Chandrasekar et al., "Buffer-Induced Current Collapse in GaN HEMTs on Highly Resistive Si Substrates," in *IEEE Electron Device Letters*, vol. 39, no. 10, pp. 1556-1559, Oct. 2018, doi: 10.1109/LED.2018.2864562.
- [4] A. Chini et al., "Experimental and Numerical Analysis of Hole Emission Process From Carbon-Related Traps in GaN Buffer Layers," in *IEEE Transactions on Electron Devices*, vol. 63, no. 9, pp. 3473-3478, Sept. 2016, doi: 10.1109/TED.2016.2593791.
- [5] M. Cioni et al., "Evidence of Carbon Doping Effect on VTH Drift and Dynamic-RON of 100V p-GaN Gate AlGaIn/GaN HEMTs," 2023 IEEE International Reliability Physics Symposium (IRPS), Monterey, CA, USA, 2023, pp. 1-5, doi: 10.1109/IRPS48203.2023.10117585.
- [6] M. J. Uren, J. Moreke and M. Kuball, "Buffer Design to Minimize Current Collapse in GaN/AlGaIn HFETs," in *IEEE Transactions on Electron Devices*, vol. 59, no. 12, pp. 3327-3333, Dec. 2012, doi: 10.1109/TED.2012.2216535.
- [7] M. Cioni, N. Zagni, F. Iucolano, M. Moschetti, G. Verzellesi and A. Chini, "Partial Recovery of Dynamic RON Versus OFF-State Stress Voltage in p-GaN Gate AlGaIn/GaN Power HEMTs," in *IEEE Transactions on Electron Devices*, vol. 68, no. 10, pp. 4862-4868, Oct. 2021, doi: 10.1109/TED.2021.3105075.
- [8] F. Iucolano et al., "Correlation between dynamic Rdsou transients and Carbon related buffer traps in AlGaIn/GaN HEMTs," 2016 IEEE International Reliability Physics Symposium (IRPS), Pasadena, CA, USA, 2016, pp. CD-2-1-CD-2-4, doi: 10.1109/IRPS.2016.7574586.
- [9] M. Meneghini et al., "Temperature-dependent dynamic RON in GaNbased MIS-HEMTs: Role of surface traps and buffer leakage," *IEEE Trans. Electron Devices*, vol. 62, no. 3, pp. 782-787, Mar. 2015, doi: 10.1109/TED.2014.2386391.